

DEPFET Pixel Detector for Belle II

Dima Levit on behalf of the DEPFET Collaboration

Physik Department E18 - Technische Universität München

54th International Winter Meeting on Nuclear Physics, Bormio
January 28th, 2016

supported by:
Maier-Leibnitz-Labor der TU und LMU München,
Cluster of Excellence: Origin and Structure of the Universe,
BMBF





Belle II Experiment

Pixel Detector


Gated Mode

Online Data Reduction

Conclusions



Belle II Detector





Requirements

- High resolution
- High sensitivity
- High signal-to-noise ratio
- Low material budget

Components

- DEPFET pixel detector (PXD)
 - ⇒ 40 modules (8 Mpx)
 - ⇒ 2 layers at $R = 1.4, 2.2$ cm
- Double-sided silicon strip detector (SVD)
 - ⇒ 45 ladders
 - ⇒ 4 layers at $R = 3.8-14$ cm






Figure : DEPFET Principle




Figure : Equivalent circuit of the DEPFET pixel

- Detection and internal amplification
 $\Rightarrow g_q = 500 \text{ pA}/e^-$
- Low intrinsic noise
- High signal-to-noise ratio
- Non-destructive readout
- High radiation tolerance
 - no charge transfer from internal gate
 - change in threshold voltage



Rolling shutter read out

- 100 ns/row
- 4-fold read-out
 - ⇒ 4 rows read out in parallel
 - ⇒ 4 x drain lines (ADC channels)
- line steering chip required
- low power consumption
 - ⇒ only activated rows consume power




Figure : DEPFET matrix






Figure : Drain current during DEPFET read-out cycle



Material budget	0.21 % X_0 /layer
Spacial resolution	10 μm
Sensitive area	44.8x12.5 mm^2 61.4x12.5 mm^2
Integration time	20 μs /frame
Radiation tolerance	2 Mrad/year

● Gate driver

- ⇒ fast voltage pulses up to 20 V
- ⇒ 32 channels/ASIC

● Drain Current Digitizer

- ⇒ 8 bit ADC
- ⇒ 256 channels/ASIC
- ⇒ pedestal current variation compensation
- ⇒ data rate: 80 Gb/s

● Digital Handling Processor

- ⇒ pedestal/common mode correction
- ⇒ zero suppression
- ⇒ read-out synchronization
- ⇒ max. occupancy: 3 %
- ⇒ max. data rate: 1.6 Gb/s




Figure : Cluster charge distribution





Figure : Resolution of the DEPFET sensor






Figure : Hybrid5 module: 64x32 px (2012)




Figure : Hybrid6 module: 480x192 px (2013)



Figure : Electrical Multi Chip Module: electrical prototype (2013)




Figure : Belle II half ladder: 768x250 px (2015)





Power supply

- 18 independent channels
- Transmission of voltages over 15 m cables with high precision
 - ⇒ voltage drop compensation using sense wires
 - ⇒ noise protection
- Sensor protection
 - ⇒ interlock in hardware




Cooling: IB-Belle

- Common project of ATLAS IBL and Belle II VXD
- Requirements: $-20\text{ }^{\circ}\text{C}$ (SVD)
- Dry CO_2 cooling
- Two independent systems for redundancy





Gated Mode (Intrinsic Electronic Shutter)



- High injection noise increases occupancy
 ⇒ dead time reduced through intrinsic electronic shutter
- Charge is saved in internal gate during bunch crossing
- No new charge is stored in internal gate
 ⇒ charge from noisy bunches removed immediately








Figure : Simulation of electron trajectories in the detector

Signal Charge Restore:



Junk Charge Generation:



Read-Out Topology





Figure : Data rates in Belle II

Data Handling Engine

- Data read out
- Detector control
- Cluster reconstruction
- $\frac{\partial E}{\partial x}$ analysis




Figure : Data read-out chain

Data Handling Concentrator

- Sub-event building
⇒ data rate averaging
- Trigger distribution
- Slow control distribution



Pixel based
selection

Cluster based
selection

Figure : FPGA-based online data reduction algorithm




Figure : ROI calculation

- High-level trigger (HLT)
 - ⇒ online event analysis
 - ⇒ uses common Belle II analysis framework
- Regions of interest (ROI)
 - ⇒ HLT and FPGA-based SVD-only tracker
 - ⇒ calculated using Hough transform
- Online data reduction
 - ⇒ reject events without HLT
 - data reduction by factor 10
 - ⇒ remove pixels unrelated to ROI
 - data reduction by factor 3




Figure : Beam test setup with a VXD segment, DESY 2014

- High-level trigger (HLT)
 - ⇒ online event analysis
 - ⇒ uses common Belle II analysis framework
- Regions of interest (ROI)
 - ⇒ HLT and FPGA-based SVD-only tracker
 - ⇒ calculated using Hough transform
- Online data reduction
 - ⇒ reject events without HLT
 - data reduction by factor 10
 - ⇒ remove pixels unrelated to ROI
 - data reduction by factor 3




Figure : Data reduction using artificial pattern

- High-level trigger (HLT)
 - ⇒ online event analysis
 - ⇒ uses common Belle II analysis framework
- Regions of interest (ROI)
 - ⇒ HLT and FPGA-based SVD-only tracker
 - ⇒ calculated using Hough transform
- Online data reduction
 - ⇒ reject events without HLT
 - data reduction by factor 10
 - ⇒ remove pixels unrelated to ROI
 - data reduction by factor 3



- High stopping power for low momentum particles
- Neural network for recovering slow pions that do not reach other detectors ($p_t < 60 \text{ MeV}/c^0$)
 - **teacher** in software on a data set
 - **expert** in FPGA
- Classification uses cluster shape and charge deposition
- Pipelined cluster processing




Figure : Transverse momentum distribution of pions from $D^{*\pm}$ and $B\bar{B}$ decays



Slow Pions Recovery Using $\frac{\partial E}{\partial X}$

- High stopping power for low momentum particles
- Neural network for recovering slow pions that do not reach other detectors ($p_t < 60 \text{ MeV}/c^c$)
 - **teacher** in software on a data set
 - **expert** in FPGA
- Classification uses cluster shape and charge deposition
- Pipelined cluster processing




Figure : Pions energy deposition in PXD



Slow Pions Recovery Using $\frac{\partial E}{\partial x}$

- High stopping power for low momentum particles
- Neural network for recovering slow pions that do not reach other detectors ($p_t < 60 \text{ MeV}/c^0$)
 - **teacher** in software on a data set
 - **expert** in FPGA
- Classification uses cluster shape and charge deposition
- Pipelined cluster processing




Figure : Neural network training sample including background



- High stopping power for low momentum particles
- Neural network for recovering slow pions that do not reach other detectors ($p_t < 60 \text{ MeV}/c^c$)
 - **teacher** in software on a data set
 - **expert** in FPGA
- Classification uses cluster shape and charge deposition
- Pipelined cluster processing





Figure : Efficiency in pion recovery and background rejection



- We developed a pixel detector that fits the requirements of Belle II
- We successfully proved the concept of data reduction in 2014
- Full sector of VXD will be tested in April 2016 at DESY
- Final production of half-ladders is being prepared
- Gated mode will be optimized to Belle II conditions with SuperKEKB input



Thank You!



	E, GeV	$\beta\gamma$	$\Delta z, \mu\text{m}$
Belle	8 - 3.5	0.42	200
Belle II	7 - 4	0.28	130